MATLAB Answers

0

HDL Coder disable Clock Enable output port

How can I disable the Clock Enable output port in generated VDHL-Code?
I can specify the name In HDL Code Generation -> Global Settings -> Ports -> Clock enable output port (default ce_out). But there is no checkbox to disable the output port.
The documentation says "A clock enable output is generated when the design requires one."
What is the condition for "when the design requires one"?

  0 Comments

Sign in to comment.

Products


Release

R2018a

2 Answers

Answer by Bharath Venkataraman on 28 Feb 2019
 Accepted Answer

There is not a separate option - it is assumed that a requirement of a clock enable on the input would mean one is desired on the output.

  0 Comments

Sign in to comment.


Answer by Bharath Venkataraman on 28 Feb 2019

You can use the option Minimize Clock Enables to remove the clock enable port. The clock enable typically cannot be removed for multi-rate designs.
HDL Code Generation -> Global Settings -> Ports -> Minimize clock enables (check this box).

  1 Comment

I don't want to remove the clock enable INPUT port, only the clock enable OUTPUT port.
Activating the Minimize Clock Enables removes both.
Is there no option to remove the Clock Enable output port seperately?

Sign in to comment.