Statistics
0 Questions
8 Answers
RANK
102,856
of 301,777
REPUTATION
0
CONTRIBUTIONS
0 Questions
8 Answers
ANSWER ACCEPTANCE
0.00%
VOTES RECEIVED
0
RANK
of 21,416
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 176,473
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Discussions
AVERAGE NO. OF LIKES
Feeds
Xilinx system generator HW co-simulation the Drive DAC input and ADC output are missing
This behavior is expected and is due to differences between older and newer System Generator workflows. The video you’re follow...
13 hours ago | 0
Delta sigma modulator PSD simulation
Your DSM implementation is likely fine—the mismatch is coming from how the PSD is being computed. Key things to fix Don’t use ...
13 hours ago | 0
how to design successive approximation register in simulink
Designing a successive approximation register (SAR) in Simulink from scratch is possible, but it typically requires building sev...
13 hours ago | 0
Plotting data from adc in matlab
The question you’re asking—how to plot ADC data in MATLAB—is primarily about getting sampled data into MATLAB and visualizing it...
13 hours ago | 0
PLL no lock
From the description, your PLL is locking for a small frequency offset but begins to oscillate when the reference frequency incr...
14 hours ago | 0
How to import my validated mixed signal design from Matlab into cadence tools for ASIC implementation?
Mixed-Signal Blockset is designed to complement Cadence-based design flows, with integration points that enable both data-driven...
14 hours ago | 0
digital to analog converter to estimate mismatch standard deivation (sigma)
Mixed-Signal Blockset includes a set of DAC blocks within its data converter library, along with feature examples that demonstra...
14 hours ago | 0
Why was the continuous-time VCO block discontinued in the Communications Toolbox, and what is the recommended way to model it for PLL/RF synthesizer design?
Recommended approach to realistically model a continuous‑time VCO in Simulink for PLL / synthesizer applications A practical an...
17 days ago | 0
