John

Last seen: 4 days ago | Active since 2025

Followers: 0 Following: 0

Statistics

Feeds

Answered
FPGA Data Capture in Custom Board
Is that a variable that should be declared within the plugin_rd() function? My HDL coder reference design uses a custom Qsys des...

8 days ago | 0

Question

FPGA Data Capture in Custom Board
I have a custom cyclone v soc board. I'm trying to follow along with debug IP core using FPGA Data Capture. https://www.mathwork...

9 days ago | 3 answers | 0

3

answers

Question

PMLSM Modeling cogging forces
Is there a way to modify the PMLSM Simscape block so that it accurately models cogging forces?

11 days ago | 1 answer | 0

1

answer

Question

FPGA in the loop Workflow
I need more help understanding the FPGA in the loop verification workflow. I have PMSM controller in Simulink that was converted...

17 days ago | 0 answers | 0

0

answers

Question

Connect AXI4 Master to multiple slaves
I defined an AXI4 Master Interface using the addAXI4MasterInterface method in my plugin_rd file. I want the master interface to ...

24 days ago | 1 answer | 0

1

answer

Question

HDL Coder Error when converting AXI4 interface with different data rates
I'm having trouble understanding this error from HDL coder: Failed All the DUT ports connecting to the "f2h_sdram0 Read" interf...

2 months ago | 1 answer | 0

1

answer

Question

AXI4 Master Read SDRAM
I'm using a Cyclone V SoC and in my reference design I have a FPGA to HPS SDRAM Interface enabled under the HPS. I'm expecting s...

3 months ago | 1 answer | 0

1

answer

Question

Unable to fit HDL coder design into FPGA
I'm having trouble getting the HDL IP core generated by the HDL coder to fit in the FPGA I'm targeting (Cyclone V). I'm using th...

4 months ago | 1 answer | 0

1

answer

Question

PMLSM Controller Over Active
I started with the three phase PMLSM example: https://www.mathworks.com/help/sps/ug/three-phase-pmlsm-drive.html . I modified th...

5 months ago | 1 answer | 0

1

answer

Question

Specify the Location of custom IP cores in HDL Coder
I was following along with the instructions here: https://www.mathworks.com/help/hdlcoder/ug/define-and-add-ip-respository-to-cu...

9 months ago | 1 answer | 0

1

answer

Question

HDL Coder with Custom IP Core
I was trying to add a custom IP core to my reference design and now when I run HDL workflow advisor using the hdl_led_blinking s...

9 months ago | 1 answer | 0

1

answer

Question

Cannot find header file in Simulink Coder
I'm using the C Function block in Simulink to import custom C code into my model. Most of the standard C libraries I include Sim...

9 months ago | 2 answers | 0

2

answers

Question

Read AXI4 address locations from Simulink
How can I read a particular address location from the AXI4 interface within Simulink HDL coder? For example, if I have a referen...

9 months ago | 1 answer | 0

1

answer

Question

Build Linux Image for HDL Coder
I'm trying to follow along with the documentation here: https://www.mathworks.com/help/hdlcoder/ug/xilinx-zynq-linux-image-for-c...

10 months ago | 1 answer | 0

1

answer

Question

Use Conduit Interface in HDL Coder
If I have a reference design that includes an IP core with a Conduit interface, how can I reference these signals in HDL coder? ...

10 months ago | 0 answers | 0

0

answers

Question

HDL Coder Support Package for Intel FPGA and SoC Devices Setup
I am trying to go through the hardware setup for the HDL Coder Support Package for Intel FPGA and SoC Devices. I get to the step...

11 months ago | 0 answers | 0

0

answers

Question

Specify clock pins in HDL Reference Design
I was reading over how to register a custom reference design: https://www.mathworks.com/help/hdlcoder/ug/register-a-custom-refer...

11 months ago | 1 answer | 0

1

answer