Statistics
0 Questions
3 Answers
RANK
86,396
of 300,365
REPUTATION
0
CONTRIBUTIONS
0 Questions
3 Answers
ANSWER ACCEPTANCE
0.00%
VOTES RECEIVED
2
RANK
of 20,933
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 168,262
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
AXI4-Stream to Software clock frequency does not match FPGA clock frequency
Hi @Sergei, "The FPGA Clock frequency (SampleTime) is set to 128MHz, but the AXI4-Stream to Software clock is set to 200MHz", s...
5 months ago | 1
| accepted
Cannot find SoCData and rteEvent datatypes characteristics
Hi @Sergei To add to @Vinay answer: In SoC Blockset, SoCData is used as data type for message lines between FPGA and Processo...
5 months ago | 1
I am unable to compile and execute SystemC code generated from a Simulink model
Based on the compilation log, the environment variables pointing to your SystemC library installation are missing cl.exe /c /O2...
2 years ago | 0
