HDL Coder Filter - Latency and Clock rate
1 view (last 30 days)
Show older comments
Hi,
When Matlab generates the HDL code for my FIR filter design it shows:
### Clock rate is 201 times the input sample rate for this architecture.
### Successful completion of VHDL code generation process for filter: Hlp
### HDL latency is 3 samples
I have two doubts about it. First, is the HDL latency of 3 samples the group delay of the filter?
Second, "clock rate is 201 times the input sample rate" means that my frequency should be exactly that number or it can be greater? If so, does it have to be an integer multiple of my clock rate?
Thanks.
0 Comments
Answers (2)
Bharath Venkataraman
on 6 Jul 2018
The latency of 3 samples is not the group delay of the filter. It specified the number of pipeline delays in the data processing chain.
The ratio of sample rate to clock rate is reported as 201. There is an internal timing controller generating the local clock enable which enforces this rate, so you will need to maintain this rate.
Bharath Venkataraman
on 12 Jul 2018
I assume that you are sharing resources in the filter implementation leading to the 201x clock requirement.
If your design synthesizes to 201 MHz, you will only be able to send inputs in at 1 Msps to the filter. If that constraint is not acceptable, I suggest sharing less to make the 201x factor go down.
0 Comments
See Also
Categories
Find more on Optimization in Help Center and File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!