Statistics
RANK
31,621
of 300,611
REPUTATION
1
CONTRIBUTIONS
5 Questions
1 Answer
ANSWER ACCEPTANCE
20.0%
VOTES RECEIVED
1
RANK
of 21,028
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 169,811
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Simulink sample time colors in 2025b
Thank you for the answer, Leepakshi! By now, I was able to figure out how to create a script that updates the Sample time color...
16 days ago | 0
Question
Simulink sample time colors in 2025b
I need to transfer a 2023a Simulink design to 2025b version. Everything goes well except the sample time colors. I have 8 colors...
19 days ago | 2 answers | 0
2
answersQuestion
How to add TCL script to HDL Coder IP Core generation
I use HDL Coder IP Core flow and I need to add a TCL script that I have to open Vivado, add the new IP core to the existing proj...
2 years ago | 2 answers | 0
2
answersQuestion
HDL coder multicycle path constraint question
I need to constraint multicycle paths in my design. HDL Coder generates .XDC file for me with the following syntax: # Multic...
5 years ago | 1 answer | 0
1
answerQuestion
How to have multiple clock inputs on IP Core generated by HDL Coder?
I need to have 2 clock inputs on IP Core generated by HDL Coder. Vivado allows it, but HDL Coder flags an error and demands to ...
5 years ago | 0 answers | 0
0
answersQuestion
Dual clock Simulink design to implement in HDL Coder using "clock_enable" constraint
Hello, I have dual clock Simulink design to implement in HDL Coder. Clocks are 250 and 125 MHz. I need to setup HDL Coder as ...
6 years ago | 0 answers | 1
