Statistics
3 Questions
0 Answers
RANK
136,978
of 300,365
REPUTATION
0
CONTRIBUTIONS
3 Questions
0 Answers
ANSWER ACCEPTANCE
0.0%
VOTES RECEIVED
0
RANK
of 20,933
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 168,262
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Question
FPGA-in-the-Loop(FIL) validation fails when FPGA board is included in the test using board IP address
I have created a custom board for SP701 FPGA. FIL validation without including board was successful but when the board is includ...
1 year ago | 1 answer | 0
1
answerQuestion
FPGA Turnkey doesn't update Xilinx Vivado as synthesis tool even after setting tool path
I have created a custom board for SP701 FPGA. I'm trying to use Vivado as synthesis tool for FPGA turnkey workflow. But I'm gett...
1 year ago | 1 answer | 0
1
answerQuestion
Auto code generation in matlab simulink for TI2838x board choosing Cortex-M4 as processor and flashing it using CCS
I have created a simple simulink model to send data via ethernet-udp. I need to generate a CCS project file for this model. I ch...
1 year ago | 0 answers | 0
