Statistics
0 Questions
6 Answers
RANK
3,105
of 300,338
REPUTATION
18
CONTRIBUTIONS
0 Questions
6 Answers
ANSWER ACCEPTANCE
0.00%
VOTES RECEIVED
3
RANK
of 20,922
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 168,149
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
How to create this in Simulink? std_logic_vector16 vec[0:3]
Hello Cheri, If you're generating HDL code from a Simulink subsystem using makehdl, the behavior you're describing is already s...
5 months ago | 1
| accepted
Specify clock pins in HDL Reference Design
Hi John, The addClockInterface API in HDL Coder requires you to specify a connection point in your design. For instance, if you...
9 months ago | 1
| accepted
simulink ip core generation
Hello, To use the AXI4-Stream interface in the IP core generation workflow in HDL Coder, you can model your algorithm to operat...
1 year ago | 0
AXI-stream interface violates AXI-stream protocol
Hello Alexander, I'd like to provide some clarity on the protocol implementation within our IP core generation workflow. When m...
2 years ago | 0
Setting Target interface fails in Debug Zynq design using HDL and Embedded coder example.
Hello Vishnu, The error message you're seeing typically appears when a reference design requires certain non-optional interfac...
2 years ago | 1
HDL Workflow Advisor - Step 3.2 - "Failed Index exceeds the number of array elements. Index must not exceed 2" in hdlturnkey.interface.ChannelBased/connectFrameInterfacePort
Hello, From your description it sounds like you are using the "legacy frame-based modeling" detailed in: https://www.mathwor...
2 years ago | 0
| accepted
