Statistics
RANK
274,347
of 300,641
REPUTATION
0
CONTRIBUTIONS
5 Questions
1 Answer
ANSWER ACCEPTANCE
60.0%
VOTES RECEIVED
0
RANK
of 21,036
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 169,946
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Question
Under Reference design parameters, there is ethernet interface instead of JTAG connection .
https://in.mathworks.com/help/hdlcoder/ug/ip-core-generation-workflow-without-an-embedded-arm-processor-xilinx-kintex-7-kc705.ht...
2 years ago | 0 answers | 0
0
answersQuestion
matlab function example or suggestion, so that it will generate hdl code in verilog using non blocking assignments
1.how to code matlab function so that it will generate hdl code in verilog using non blocking assignments,any example?
2 years ago | 1 answer | 0
1
answerQuestion
hdl generated ip stuck at synthesis part in vivado
i have included the generated matlab hdl generated ip in my vivado block design ,but its been stuck at synthesis part,i have tri...
2 years ago | 1 answer | 0
1
answerQuestion
I have generated HDL IP in matlab but not able to synthesize the IP In Vivado
generate logic is in initial block ,can anyone suggest me a way to generate sensitive list in the matlab hdl ip
2 years ago | 1 answer | 0
1
answerQuestion
ip core generation stuck at hdl code generation step
i have to convert function to ip using hdl coder but while converting it stuck at HDL code generation 1.the ouput Q port has 12...
2 years ago | 1 answer | 0
1
answerI am installing Matlab R2022b for Linux on Ubuntu 22.04, but when I reach the Login name process, it freezes every time.
try using ~/Downloads/matlab$ ./install
3 years ago | 0
