Community Profile

photo

Luca Di Nunzio


University of Rome Tor Vergata

Last seen: 4 months ago |  Active since 2021

Followers: 0   Following: 0

Message

Statistics

All
  • Solver

View badges

Feeds

View by

Solved


Remove DC
Input x is the sampled signal vector, may have both AC and DC components. Output y should not contain any DC component. Examp...

1 year ago

Solved


Times 2 - START HERE
Try out this test problem first. Given the variable x as your input, multiply it by two and put the result in y. Examples:...

1 year ago

Question


Soc Builder Support for Xilinx and DDR4 external memory
Hello, I am using Soc Builder Support for Xilinx to develop some projects on the ZCU 111 board with RFSOC. There are some asp...

2 years ago | 1 answer | 0

1

answer

Question


Problem with zcu111 board and Soc Builder
Hello, I have some problems with the soc builder flow and the zcu111 board. I try to summarize the problems. both "SoC Block...

2 years ago | 1 answer | 0

1

answer