Sanjay Boorle
MathWorks
Followers: 0 Following: 0
Statistics
RANK
2,390
of 301,958
REPUTATION
26
CONTRIBUTIONS
0 Questions
6 Answers
ANSWER ACCEPTANCE
0.00%
VOTES RECEIVED
5
RANK
of 21,472
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Discussions
AVERAGE NO. OF LIKES
Feeds
Propagation of signals in RF Data Converter block in simulation and on hardware
Hi @Sergei, In the attached model, the RFDC simulation is set to "Pass-through", in this mode the ADC output is same as the D...
1 year ago | 2
| accepted
RF Data Converter: input/output data types
Hi @Sergei, Here are my repsonses to your questions. #1) On hardware, the output level of ADC depends on the input analog ...
1 year ago | 1
| accepted
Help to understand RF Data Converter clocking
Hi @Sergei, The FPGA sample time must always match the stream clock frequency shown on RF Data Converter block mask. From...
1 year ago | 2
| accepted
Usage of SoC Blockset with custom Vivado Block Design
Hi Samuel, Yes, it is possible to create a custom board without processing system. You can refer the custom board example. You ...
4 years ago | 0
| accepted
Custom board ZCU104 fails to load in external mode
To register sysroot, run the following command. Make sure you provide the board support name you used during ZCU104 board suppor...
4 years ago | 0
socModelCreator failed to generate design
Vivado has a bug that it will errors out to say an IP does not support Zynq RFSoC family even though the IP says it supports it....
4 years ago | 0
