HDL IFFT optimize latency
1 view (last 30 days)
Show older comments
sameer al-obaidi
on 5 Dec 2015
Commented: Bharath Venkataraman
on 5 Jan 2016
Hi; I used Optimize HDL IFFT but i have latency delay in the output which a lot of zero i think it is the like a time delay of real time processing. My question is how can i remove this zero in the output
0 Comments
Accepted Answer
Bharath Venkataraman
on 7 Dec 2015
Edited: Bharath Venkataraman
on 7 Dec 2015
The latency indicates the real-life behavior of the system on an FPGA or ASIC. To look at the data only when it is valid, use the valid output of the block and look at the data only when the validOut is high.
4 Comments
Bharath Venkataraman
on 5 Jan 2016
For your purposes, I believe you should take the output of the IFFT, and send it to a To Workspace block along with the validOut. In MATLAB, you can look at the data for all the indices which have validOut high. If the To Workspace output variables are dataOut and validOut, dataOut(validOut) -> should give you all the data when validOut is high.
More Answers (0)
See Also
Categories
Find more on Transforms in Help Center and File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!