HDL Code Generation For Digital Filters
Apply Model-Based Design to design a fixed-point digital filter and generate HDL code for implementation on FPGA or ASIC hardware.
Published: 3 Jan 2012
You can also select a web site from the following list
How to Get Best Site Performance
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.