Program the Design onto an FPGA Using Vivado | Getting Started with the Avnet ZUBoard, Part 4
From the series: Getting Started with the Avnet ZUBoard
Synthesize, implement, and program a FIR filter onto the Avnet® ZUBoard hardware using AMD-Xilinx® Vivado® Design Suite. Target a specific FPGA device and perform place-and-route. Specify how input and output signals are assigned to package pins. Rerun the simulation and make sure performance meets design guidelines. Lastly, create a final bitstream file and program the FIR filter onto ZUBoard hardware.
You can also select a web site from the following list
How to Get Best Site Performance
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.