From Algorithms to FPGA / ASIC Implementation with MATLAB and Simulink
Learn about generating HDL code from MATLAB® code and Simulink® models for FPGA and ASIC implementation. This session starts with a brief introduction to Model-Based Design and the hardware development workflow. A MathWorks engineer will then demonstrate the step-by-step process with HDL Coder™ to start from initial models, incorporate hardware-specific constructs, and generate Verilog and VHDL code for FPGAs and ASICs.
- Using Simulink and Model-Based Design for hardware development.
- Converting floating point to fixed point for hardware implementation
- Incorporating MATLAB code into HDL workflows using Simulink
- Prototyping designs on FPGA and SoC development boards
Published: 19 May 2023
You can also select a web site from the following list
How to Get Best Site Performance
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.