Microchip FPGA and SoC Board Support from HDL Verifier

Debug and test HDL code on Microchip FPGA and SoCs using FPGA-in-the-loop

Microchip FPGA and SoC Support from HDL Coder

Ready to install?

Capabilities and Features

HDL Verifier automates the verification of HDL code on Microchip FPGA boards by enabling FPGA-in-the-loop (FIL) simulation. FIL simulation helps ensure that the MATLAB algorithm or Simulink design behaves as expected in the real world, increasing confidence in your silicon implementation.

The MATLAB algorithm or Simulink model is used to drive FPGA input stimuli and to analyze the output of the FPGA.

With FIL testing, you can verify your design at FPGA speeds, enabling you to run more extensive sets of test cases and perform regression tests on your design.

When you use HDL Verifier with HDL Coder^TM, you can use HDL Workflow Advisor to generate the FIL model for Simulink and generate the FPGA programming file for the Microchip FPGA.

HDL Verifier supports FIL testing on the following Microchip FPGA and SoC boards:

See Microchip Usage Requirements for information about supported versions of Microchip Libero^® SoC software.