HDL Coder Generated Verilog program is not able to load in the Candence software
Show older comments
1. Any specific steps we need to follow to use the HDL coder generated verilog code in Candence software?
Answers (1)
Tim McBrayer
on 12 Mar 2013
0 votes
There are no different steps than you would need with handwritten Verilog. You can also configure HDL Coder to emit suitable Verilog compilation and simulation scripts that Cadence Incisive can use.
Categories
Find more on AMD FPGA and SoC Devices in Help Center and File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!