How can we set tri-state mode for unused pins in hdl coder for fpga while generating stand alone ?

Hello,

In quartus there is an option to set all unused pins as tri-state mode. How can we set this option in hdl coder while generating stand alone ?