This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English verison of the page.

Note: This page has been translated by MathWorks. Please click here
To view all translated materals including this page, select Japan from the country navigator on the bottom of this page.


Model and simulate decision logic using state machines and flow charts

Stateflow® is an environment for modeling and simulating combinatorial and sequential decision logic based on state machines and flow charts. Stateflow lets you combine graphical and tabular representations, including state transition diagrams, flow charts, state transition tables, and truth tables, to model how your system reacts to events, time-based conditions, and external input signals.

With Stateflow you can design logic for supervisory control, task scheduling, and fault management applications. Stateflow includes state machines animation and static and run-time checks for testing design consistency and completeness before implementation.

Getting Started

Learn the basics of Stateflow

Design Complex Logic

Supervisory logic for hierarchical systems

Chart Programming

Syntax for building a chart, execution semantics

Interface with Simulink

Configuration of event triggers, system inputs, and system outputs

Simulation and Verification

Methods for checking that your design satisfies requirements

Component-Based Modeling

Modular design for large-scale modeling

Fault Detection, Isolation, and Recovery

Design patterns for failure management in safety-critical systems


Design patterns for single- or multi-system execution at specific times