Generate SystemVerilog DPI for Analog Mixed-Signal Verification
Learn how to increase the productivity of IC/ASIC verification processes by exporting MATLAB® and Simulink® models into verification environments.
Using HDL Verifier™ with Simulink Coder™ or Embedded Coder®, you can export a Simulink subsystem as a SystemVerilog DPI component for behavioral simulation in digital or analog/mixed-signal simulators from Cadence®, Synopsys®, and Mentor Graphics®. You can model and export algorithms, components, environment models, and data sources using this method.
In this webinar, we show how to:
- Prepare mixed-signal models for SystemVerilog DPI component generation
- Generate a SystemVerilog DPI component from your Simulink model
- Import and simulate an equivalent behavioral SystemVerilog DPI component for analog/mixed-signal simulation using Cadence Virtuoso® AMS Designer
Recorded: 8 Jul 2019
You can also select a web site from the following list
How to Get Best Site Performance
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.