Main Content

Hardware Implementation Pane: Arria 10, Cyclone V, or Arrow SoCKit

R2026b

Configure hardware parameters for the Altera® Arria® 10 SoC development kit, Altera Cyclone® V SoC development kit, or Arrow® SoCKit development board when using the Embedded Coder® feature set. These parameters enable code generation for rate-based tasks and basic profiling capabilities. To configure these parameters, follow these steps:

  1. On the Simulink® toolstrip, on the Modeling tab, click Model Settings.

  2. In the Configuration Parameter dialog box, click Hardware Implementation.

  3. Set Hardware board to Altera Arria 10 SoC development kit, Altera Cyclone V SoC development kit, or Arrow SoCKit development board. Click Apply.

  4. If you chose Altera Arria 10 SoC development kit or Altera Cyclone V SoC development kit, set Feature set for selected hardware board to Embedded Coder. Click Apply.

  5. The parameter values under Hardware board settings are automatically populated to their default values. You can optionally adjust these parameters for your particular use case.

    Click Apply.

To enable code generation for rate-based and event-based tasks, as well as advanced profiling capabilities, set Feature set for selected hardware board to SoC Modeling and Generation. For information about configuring the associated hardware parameters for the Arria 10 or Cyclone V board, see Hardware Implementation Pane.

Operating system options

ParameterDescription

Base rate task priority

Static priority of base rate task of Simulink model

Detect task overruns

Detection of failure to complete execution of current loop within current time step

Board Parameters

ParameterDescription

Device Address

Device IP address of target hardware

Username

User name for operating system on target hardware

Password

User password for operating system on target hardware

Build Options

ParameterDescription

Build action

Simulink Coder™ build operation for model

Clocking

ParameterDescription

CPU Clock (MHz)

Frequency of the primary CPU core clock

External Mode

ParameterDescription

Communication interface

Transport layer external mode uses to exchange data

Run external mode in a background thread

Execution of external mode task in generated code within background thread

Port

TCP/IP port number of target hardware

Verbose

Verbose status messages for external mode execution progress and updates

See Also