

Design Assurance Guidance for Airborne Electronic Hardware



PLANNING PROCESS OBJECTIVES						
DO-254 SECTIONS	OBJECTIVE	DAL	MATHWORKS IMPACT			
4.1(1)	Hardware design life cycle processes are defined	A, B, C, D	Model-Based Design is included as part of t design process			
4.1(2)	Standards are selected and defined	А, В	Modelling and coding standards			
4.1(3)	Hardware development and verification environments are selected or defined	A, B, C, D	Include Model-Based Design tools used in t lifecycle processes			
4.1(4)	The means of compliance of the hardware design assurance objectives are proposed to the certification authorities	A, B, C, D	Define credit taken for Model-Based Design relation to the objectives.			





Tool Qualification

DO-330 TOOL QUALIFICATION SUMMARY								
SW/ LEV/EL	TOOL QUALIFICATION CRITERIA							
SW LEVEL	1	2	3					
А	TQL-1	TQL-4	TQL-5					
В	TQL-2	TQL-4	TQL-5					
С	TQL-3	TQL-5	TQL-5					
D	TQL-4	TQL-5	TQL-5					

© 2022 The MathWorks, Inc. MATLAB and Simulink are registered trademarks of The MathWorks, Inc. See mathworks.com/trademarks for a list of additional trademarks. Other product or brand names may be trademarks or registered trademarks of their respective holders.

DO-254 MathWorks Support

DO-254 Objectives

HARDWARE DESIGN PROCESS OBJECTIVES				VERIFICATION AND VALIDATION PROCESS OBJECTIVES					
DO-254 SECTIONS	OBJECTIVE	DAL	MATHWORKS IMPACT	DO-254 SECTIONS	OBJECTIVE		DAL	MATHWORKS IMPACT	
5.1.1(1)	Requirements are identified, defined and documented	A, B, C, D	Requirements authoring and traceability to artifacts	6.1.1(1)	Derived hardware rec the hardware is to be	uirements against which verified are correct and	A, B, C, D	Requirements authoring and traceability tartifacts	
5.1.1(2)	Derived requirements produced are fed back	A, B, C, D	Requirements authoring and traceability to artifacts		complete.		Dequirements outboring and traceshility		
	Requirement omissions and errors are		Poquiroments authoring and traceability to	6.1.1(2)	on safety.		A, B, C, D	artifacts	
5.1.1(3)	provided to the appropriate process for resolution.	A, B, C, D	artifacts	6.1.1(3)	 Omissions and errors are fed back to the appropriate processes for resolution Evidence is provided that the hardware implementation mosts the requirements 		A, B, C, D	Requirements authoring and traceability t artifacts	
5.2.1(1)	The hardware item conceptual design is developed and consistent with its requirements.	А, В	Conceptual design captured as a model and linked to requirements	6.2.1(1)			A, B, C, D	Requirements traceability Testing and test reusability, Coverage Analysis, Error Dete	
5.2.1(2)	Derived requirements produced are fed back to the requirements capture or other	А, В	Model and requirements authoring		Traceability is establis	shed between bardware		Report Generation	
	appropriate process.			6.2.1(2)	requirements, the implementation, and the verification procedures and results.		A, B, C	Requirements, test cases, results, conce	
5.2.1(3)	Requirement omissions and errors are provided to the appropriate process for resolution	А, В	Model and requirements authoring						
5.3.1(1)	The detailed design is developed from the hardware item requirements and conceptual design data.	A, B, C, D	Code Generation from conceptual model and requirements traceability	Automatic Report Generation					
E 0 4 (0)	Derived requirements are fed back to the	A, B, C, D	Code Generation from conceptual model and requirements traceability						
5.3.1(2)	process.			Simulation Re	esults Report	Model Coverage	Report	Model Standards Report	
F 0.4(0)	Requirement omissions and errors are	A, B, C, D	Code Generation, validation and verification	Model Design	error Report	System Design De	escription	HDL Code Generation Report	
5.3.1(3)	resolution.			Coding Stand	dards Report	Low-Level Test	Cases	Test Reports	

TOOL CRITERIA DEFINITION:

1. Development Tool whose output is part of the resulting SW and thus could insert and error 2. Verification Tool that automates verification process(es) and this could fail to detect and error, and whose output is

used to justify the elimination or reduction of: • Verification process(es) other than that automated by the tool, or

• Development process(es) that could have an impact on the airborne (or NS/ATM) SW

3. Verification Tool that automates verification process(es) and thus could fail to detect and error

DO QUALIFICATION KIT

Tools Requirements, User Manual and other MathWorks documentation Workflow Documentation and Tool Qualification Plans templates Verification Inputs Test Cases and Expected Result.



MODEL-BASED DESIGN WITH MATLAB & SIMULINK

DO-254 & ED-80



Block Legend



MATLAB&SIMULINK®